Abstract-A (k; K) circuit is one which can be decomposed into nonintersecting blocks of gates where each block has no more than K external inputs, such that the graph formed by letting each block be a node and inserting edges between blocks if they share a signal line, is a partial k-tree. (k; K) circuits are special in that they have been shown to be testable in time polynomial in the number of gates in the circuit, and are useful if the constants k and K are small. We demonstrate a procedure to synthesise (k; K) circuits from a special class of Boolean expressions.
INTRODUCTION
THE problem of determining a test for a stuck-at fault in an arbitrary combinational circuit is known to be NP-complete [4] . Given this negative result, researchers have tried to come up with restricted classes of circuits for which the problem is known to be solvable in polynomial-time. One example of a class of circuits for which the stuck-at fault testing problem is solvable in polynomialtime is the class of (k; K) circuits introduced by [3] . They showed that for this class of circuits, the testing problem can be solved in Oð2 kK g 2 Þ where k; K are constants and g is the number of gates in the circuit. Membership in this class of circuits is based on certain structural properties of circuits. Since the identification of this class of circuits, research has focused on determining if an arbitrary circuit can be classified as a (k; K) circuit for small values of k and K. Unfortunately, this problem has also been shown to be NP-complete by [9] , thus appearing to severely limit the usefulness of the (k; K) class of circuits in real-life.
In this paper, we investigate a synthesis procedure for (k; K) circuits. More specifically, we determine how to take an arbitrary logic function obeying certain restrictions and produce an easily testable circuit belonging to the (k; K) class. The logic expressions implemented by our class of circuits are of the type F 1 < op > F 2 < op > F 3 < op > :::F n , where each F i represents arbitrary combinational logic on no more than K distinct primary inputs and op stands for another specific logic function. Our synthesis algorithm first checks if an intuitively defined term graph of the given logic expression is a special type of graph called a partial k-tree. If this is the case, then, it finds an embedding of the term graph into a full k-tree. Then, we work with this k-tree to establish an appropriate order of combining terms and come up with a (2k À 1; K þ 1) implementation of the logic expression.
PRELIMINARIES
A (k; K) combinational circuit is one which can be partitioned into nonintersecting blocks of gates such that each block has no more than K inputs and the graph formed by letting each block be a node and inserting an edge between two blocks if they share a signal line is a partial k-tree. We define a k-tree as follows: 1) A complete graph on k-vertices is a k-tree. 2) Let G be a k-tree. Select some k-clique subgraph of G. Let H be a graph obtained by adding a new vertex to G and making it adjacent to all the vertices in the selected k-clique. Then, H is a k-tree. A partial k-tree is simply a subgraph of a k-tree. A vertex elimination operation on a graph applied on a vertex results in that vertex being removed and edges added to the resulting graph such that the neighbors of the removed vertex are all connected to each other. A k-elimination sequence is a sequence of all the vertices of the graph where at the time of the elimination each vertex has degree no greater than k. After the elimination sequence is applied, the original graph becomes the empty graph. A partial k-tree has a k-elimination scheme. The terms "partial k-tree" and "treewidth no greater than k" are equivalent [6] and we use them interchangeably in what follows.
RELATION TO PREVIOUS WORK
The paper relates to previous work in polynomial-time testability in an interesting way. It has been shown in [8] that, if a parameter called cutwidth of a circuit is of OðlogGÞ, where G is the number of gates in the circuit, then the circuit is testable in Oð2
OðCÞ Ã GÞ, where C is the cutwidth of the circuit. Since C is OðlogGÞ, the circuit is actually testable in time that is quadratic in G.
Korach and Solel showed in [5] that, if a graph G has logbounded cutwidth, then it must have constant treewidth. The polynomial-time testing algorithm of [7] , [9] has been shown to be of Oð2 kK GÞ, for (k; K) circuits, which is linear in G. The connection graph that we use in what follows is identical to the problem graph of [8] . Therefore, for the many circuits of log-bounded cutwidth that occur, in practice, the algorithm of [7] is more efficient thereby showing that for these circuits, treewidth is more useful than cutwidth.
SYNTHESIS BY ALGEBRAIC FACTORIZATION
Algebraic factorization is used in multilevel logic synthesis to reduce the number of times literals appear in the expression thus reducing the number of fanout variables. See Fig. 1a for an implementation of the function ab þ cdb þ ad þ ac. The connection graph of Fig. 1b is constructed by letting each gate be a node and inserting edges between nodes if they share a signal line. This graph is a partial 4-tree as C 8 ; C 7 ; C 6 ; C 5 ; C 4 ; C 3 ; C 2 ; C 1 is a 4-elimination scheme. In Fig. 1c , we show an implementation corresponding to aðb þ d þ cÞ þ cdb. The connection graph for this circuit, shown in Fig. 1d is only a partial 2-tree. Although factorization makes a difference, in this case, we show next that even if an expression is factored into a form where each variable appears exactly twice, it might still not be implementable as a (k; K) circuit for constant k and K. First, we note that the connection graph corresponding to a circuit implementing a logic expression where each variable occurs no more than twice, has degree 3. To see this, consider any gate in the circuit implementing such an expression. Assume that all gates are two-input gates. If the gate is a primary input gate, it has, at most, two primary inputs each of which may fan out to, at most, one other gate. This means the node in the connection graph corresponding to such a gate Proof. Consider a complete graph H on ð ffiffiffiffi ffi m p Þ vertices. We perform the following vertex splitting operation on vertices of H. Each vertex of degree greater than 3 is split into two vertices of smaller degree such that the two vertices together are joined to all the neighbors of the original vertex and to each other. We perform this splitting operation until all the vertices are of degree no greater than 3. Note that we cannot split a vertex of degree no greater than 3 vertex into two vertices, both of which are of strictly smaller degree. The splitting operation we have described is the reverse of the well-known edge contraction operation of graph minor theory. A graph H is a minor of G if H is isomorphic to a graph formed by contracting an edge of G [10] . From the theory, it is well-known that, if H is a minor of G, then treewidthðHÞ treewidthðGÞ. The postsplitting graph, say G is of degree 3 and can have no more than OðmÞ vertices. Since H is a minor of G, we know that treewidthðGÞ ! treewidthðHÞ. Therefore, treewidthðGÞ is at least ð ffiffiffiffi ffi m p Þ.
t u
This result is not surprising because of the well-known fact that the Hamilton circuit problem remains NP-complete even when restricted to cubic graphs and it is known that there exists a polynomial-time algorithm that determines if a graph of bounded treewidth has a Hamilton circuit [1] .
SYNTHESIS PROCEDURE
Suppose we are given an expression of the form F 1 < op > F 2 < op > . . . F n , where the F i s are Boolean functions, each having no more than K inputs and op is another Boolean function, such as XOR, AND, etc., and our task is to find an implementation of this expression as a (k; K) circuit for some constants k and K. Each F i can contain any kind of combinational logic whatsoever, but < op > must be a commutative and associative logic operator since we can then have the freedom of linking the blocks of logic corresponding to the F i s in any order. We first create a term graph of the given expression. The term graph consists of a node for each F i and and an edge between two nodes if the support sets of the functions they represent share a variable. For example, consider the expression
The term graph for this expression is shown in Fig. 2a . We decide to link up the nodes in this graph in the order shown in Fig. 2b to form the circuit implementing this expression. The graph of Fig. 2b is a partial 4-tree. Consider the decomposition of the circuit shown in Fig. 2c , where in each block we include a node of the term graph and at most one single OR node. Other decompositions are obviously possible but we choose this one because it follows naturally from the term graph which in turn can be easily constructed from the given logic expression. In Fig. 2d , we show the graph that results when each block in Fig. 2c is treated as a node and edges inserted between two blocks if they share a signal line. Notice that the graph minus the dotted edges is really just the original term graph. The graph of Fig. 2d is a partial 3-tree. The dotted edges represent the overhead of linking up nodes in a particular order, and can significantly change the treewidth of the resulting graph. Consider a partial 2-tree on n vertices. It is possible to assign a labeling 1; 2; . . . ; n to the vertices of the partial 2-tree, such that if one added edges as necessary so that for every i; 1 < i < n there is an edge between i and i þ 1, the resulting graph would have treewidth at least ð ffiffiffi n p Þ. Therefore, it is important to find a labeling scheme that causes only a slight increase in treewidth. We describe a labeling scheme takes takes a graph of treewidth k and produces one of treewidth no greater than 2k À 1.
Before we describe the labeling scheme, we introduce some notation. We refer to a k-clique of vertices by a label vector whose components are the labels associated with the vertices of the k-clique in ascending order. For instance, ðx 1 ; x 2 ; . . . ; x k Þ refers to a k-clique with labels x 1 ; x 2 ; . . . ; x k where x 1 < x 2 < . . . < x k . The label vector used to annotate a particular k-clique can change through the labeling process. The labeling scheme proceeds first by identifying some k-clique in the graph and labeling it with ð1; 2; . . . kÞ. We push this label vector onto a stack. The next vertex to get a label is an unlabeled vertex adjacent to all the k vertices of the k-clique at the top of the stack. If the label vector at the top of the stack is ðx 1 ; x 2 ; . . . x k Þ, and we find a vertex adjacent to it, then all labels greater than or equal to x k are first increased by one, and then the new vertex is assigned the label x k . Assigning the new vertex with the label ðx k Þ creates k new cliques. Let X denote the set fx 1 ; x 2 ; . . . x k ; x k þ 1g. We push onto the stack k new label vectors X n fx kÀ1 g; X n fx kÀ2 g; . . . ; X n fx 1 g; X n fx k þ 1g in that order onto the stack. As an example, let k ¼ 3 and let the top of the stack be (1, 2, 3) . Then, after the push operation this clique gets the label vector (1, 2, 4) while three new cliques (1, 3, 4) , (2, 3, 4) and (1, 2, 3) are pushed onto the stack in that order. If there is no unlabeled vertex adjacent to the top of the stack, then pop the stack. The pushing and popping operations continue until all vertices are labeled.
Definition. We shall denote a k-clique ðx 1 ; x 2 ; . . . ; x k Þ to contain a k-clique ðy 1 ; y 2 ; . . . ; y k Þ if x 1 y 1 ; x 2 y 2 ; x 3 y 3 ; . . . ; x kÀ2 y kÀ2 and either (1) x kÀ1 < y kÀ1 and x k ¼ y k or (2) x kÀ1 ¼ y kÀ1 and x k > y k or (3) x kÀ1 < y kÀ1 and x k > y k .
It is easy to check that the k-clique at the top of the stack before a push operation contains the newly created k-cliques after the push operation. Next, we introduce the notion of a branch k-clique. A branch k-clique is one which, when it is on the top of the stack during the labeling procedure, is found to be adjacent to more than one unlabeled vertex. A branch k-clique ðx 1 ; x 2 ; . . . x k Þ is defined to be the parent of the branch k-clique ðy 1 ; y 2 ; . . . ; y k Þ if there is no branch k-clique ðz 1 ; z 2 ; . . . ; z k Þ such that ðx 1 ; x 2 ; . . . x k Þ contains ðz 1 ; z 2 ; . . . ; z k Þ and ðz 1 ; z 2 ; . . . ; z k Þ contains ðy 1 ; y 2 ; . . . ; y k Þ. All the ancestors of a given branch k-clique are present in the stack below the given branch k-clique during the time that it is on the stack. When a k-clique is popped off the stack, it is never pushed back onto the stack. We can create a branch k-clique graph creating a node for each branch k-clique and inserting an edge between two branch k-cliques if one of them is the parent of the other.
After the labeling procedure is finished, we construct a belongset S of vertices belonging to a k-clique ðx 1 ; x 2 ; . . . ; x k Þ recursively as follows: 1) All vertices with labels greater than x kÀ1 and less than x k which are adjacent to the k-clique ðx 1 ; x 2 ; . . . ; x k Þ, belong to set S and 2) Any vertex with label between x kÀ1 and x k and adjacent to an edge whose endpoints both belong to S [ fx 1 ; x 2 ; . . . ; x k g, also belongs to set S. A vertex p is said to properly belong to a given branch k-clique ðx 1 ; x 2 ; . . . ; x k Þ if it is in the belong set of ðx 1 ; x 2 ; . . . ; x k Þ and is not in the belong set of any branch k-clique that is a descendant of ðx 1 ; x 2 ; . . . ; x k Þ. For a leaf branch k-clique, its belong-set and its proper belong-set are one and the same. We can provide another characterization of the belong-set S of vertices pertaining to a branch k-clique ðx 1 ; x 2 ; . . . ; x k Þ. Consider the phase of the stack during the labeling procedure when a given branch k-clique appears at the top of the stack until the branch k-clique is popped off the stack. Then, S is the union of the disjoint sets of vertices P 1 ; P 2 ; . . . ; P j corresponding to the j rise-falls of the stack for the given branch k-clique where a rise-fall corresponds to the stack growing up and falling off to the level of the branch k-clique in question. Each of the sets P i is called a component. We can see that, if p is the smallest vertices in P i and q the highest labeled vertex in P i , then P i contains all vertices with labels between p and q. As an example of our labeling algorithm, Fig. 2d is the graph that is produced when our labeling algorithm is given the term graph of Fig. 2a . Let H be the graph with dotted edges obtained by applying the labeling algorithm to the term graph. We now state several lemmas which will enable us to establish our main result, namely, that our labeling scheme gives us a ð2k À 1; K þ 1Þ implementation of the given logic expression.
Lemma 2. The branch k-clique graph is a forest of rooted trees. Proof. Since ðp À 1Þ and p are not adjacent labels at the end of the labeling procedure, there must be some point during the labeling procedure when no unlabeled vertex is found adjacent to any k-clique label vector with ðp À 1Þ and p as the last two components. The next unlabeled vertex must be found adjacent to a k-clique ðy 1 ; y 2 ; . . . ; v; pÞ with v < p À 1. If this were not the case, then by Lemma 3.2 all k-cliques with rightmost endpoint p would be popped off the stack and thereafter the rightmost endpoint of k-cliques remaining on the stack would be ðp þ 1Þ or higher. This would freeze the positions of the labels ðp À 1Þ and p and they would remain adjacent at the end of the labeling procedure. Therefore, it is the assignment of a label p to the unlabeled vertex adjacent to ðy 1 ; y 2 ; . . . ; v; pÞ that ðp À 1Þ and p first become nonadjacent. Further processing never causes them to be adjacent again. t u Lemma 5. Let P i be some component with respect to the branch k-clique ðx 1 ; x 2 ; . . . ; x k Þ. Let the vertex with the smallest label in P i be p and let the vertex with largest label in P i be q. Then, p is adjacent to the ðk À 1Þ-clique ðx 1 ; x 2 ; . . . ; x kÀ1 Þ and q is adjacent to x k .
Proof. We will prove the statement by induction. When the first vertex of the component P i is added, the statement of the lemma is clearly true. Let the statement be true after n vertices of P i have been processed. Let the branch k-clique for which P i is a component have the label ðx 1 ; x 2 ; . . . ; x kÀ1 ; vÞ with v < x k . If p 0 and q 0 are the smallest and largest labels, respectively, then p 0 is adjacent to ðx 1 ; x 2 ; . . . ; x kÀ1 Þ and q 0 to v by the induction hypothesis. There are three possible labels that the ðn þ 1Þth vertex can obtain. If the ðn þ 1Þth vertex acquires the label p 0 , then it must have been added adjacent to some k-clique with p 0 as the rightmost endpoint. But, the only labels smaller than p 0 are x 1 ; x 2 ; . . . x kÀ1 which means that it must have been added adjacent to ðx 1 ; x 2 ; . . . ; x kÀ1 ; p 0 Þ. If the ðn þ 1Þth vertex acquires some label u such that p 0 < u q 0 , then the vertex previously labeled q 0 gets the label q 0 þ 1. It still remains the highest labeled vertex, and the statement of the lemma continues to hold. Finally, if the ðn þ 1Þth vertex gets the label v, then it must have been added adjacent to some k-clique with v as its rightmost endpoint, say, ðw 1 ; w 2 ; . . . ; w kÀ1 ; vÞ. The new highest label in the component becomes v and it is adjacent to the highest labeled vertex in the branch k-clique which has the label v þ 1. After the vertices of P i are removed from the stack, the labels of the vertices in P i are frozen. Thus, the vertex of the smallest label in P i remains adjacent to the first k À 1 vertices of the branch kclique and the vertex of greatest label remains adjacent to the rightmost endpoint of the branch k-clique. t u Lemma 6. Let ðx 1 ; x 2 ; . . . ; x k Þ be a leaf branch edge with belong-set S. Let p and q be the smallest and largest labels in S, respectively. Then, the edges ðp À 1; pÞ and ðq; q þ 1Þ cannot both be dotted edges. Let there exist a dotted edge between q and ðq þ 1Þ. As before, q and ðq þ 1Þ must belong to adjacent components of some branch k-clique ðz 1 ; z 2 ; . . . z k Þ. ðz 1 ; z 2 ; . . . ; z k Þ contains ðx 1 ; x 2 ; . . . ; x k Þ and by Lemma 5, q must be adjacent to both z k and x k since it is the largest label in components belonging to ðx 1 ; x 2 ; . . . ; x k Þ as well as ðz 1 ; z 2 ; . . . ; z k Þ. In this case, z k ! x k . But, q can only be adjacent to vertices in the belong-set of ðx 1 ; x 2 ; . . . x k Þ as well as vertices in fx 1 ; x 2 ; . . . ; x k g. Thus, z k ¼ x k . Therefore, the ancestor branch k-clique ðz 1 ; z 2 ; . . . ; z k Þ is really ðz 1 ; z 2 z 3 ; . . . ; z kÀ1 ; x k Þ. Therefore, if there are dotted edges ðp À 1; pÞ and ðq; q þ 1Þ, the leaf branch k-clique ðx 1 ; x 2 ; . . . ; x k Þ has as ancestors the branch k-cliques ðx 1 ; x 2 ; . . . ; x kÀ1 ; y k Þ and ðz 1 ; z 2 ; . . . ; z kÀ1 ; x k Þ, where y k > x k ; z kÀ1 < x kÀ1 and for all i; 1 i k À 2; z i x i . The branch kclique graph is a forest of trees and one of these k-cliques must be the ancestor of the other. But, this is impossible as neither kclique can contain the other. t u
Theorem. H is a partial ð2k À 1Þ-tree.
Proof. We will provide a ð2k À 1Þ-elimination scheme for the graph H which will prove that H is a partial ð2k À 1Þ-tree. We will proceed bottom-up on the branch k-clique tree, removing leaf branches first. Removing a leaf-branch means that we convert the given leaf branch k-clique into a non-branch k-clique. Let ðx 1 ; x 2 ; . . . ; x k Þ be a leaf branch k-clique with components P 1 ; P 2 ; . . . ; P j . Let the lowest labeled and highest labeled vertex in component P i for all i be p i and q i , respectively, and the vertex in each component that is adjacent to all the vertices of the leaf branch k-clique be m i . Due to lemma 6, there are three cases to consider:
1. p 1 and q j do not have dotted edges incident on them: The induced subgraph on the vertices of the first component, fx 1 ; x 2 ; . . . ; x k ; p 1 ; . . . ; m 1 ; . . . ; q 1 g, is a k-tree. We follow an elimination scheme for these vertices in H that is a k-elimination scheme in the induced subgraph. However in H, the elimination scheme becomes a ðk þ 1Þ-elimination scheme owing to the possibility of the existence of a dotted edge between some k-leaf and p 2 , the lowest labeled vertex in the component P 2 . When all the vertices in P 1 are eliminated, the result is the and a part of the first component consisting of the vertices m 1 þ 1; . . . ; q 1 via a ð2k À 1Þ-elimination scheme. This converts ðx 1 ; x 2 ; . . . ; x k Þ into a nonbranch k-clique. 3. p 1 has no dotted edge but q j does: This case is similar to Case 1 and we can follow the same strategy as in Case 1.
After converting all branch k-cliques into nonbranch k-cliques, we are left with a single k-tree without any dotted edges whose vertices can be eliminated by a k-elimination scheme.
There still remains the question of checking if a given graph is embeddable into a k-tree, given that the input to our labeling algorithm is a k-tree. Checking if a given graph is a partial 2-tree is easy as one only needs to find a degree 2-elimination scheme for the graph. For the general case, there is an order Oðn kþ2 Þ algorithm in [2] .
CONCLUSIONS
In this paper we examined the question of synthesising (k; K) circuits. These circuits are known to be easily testable provided k and K are small. We require the input expressions to be of the form F 1 < op > F 2 < op > . . . F n , where op refers to some operator that is the same throughout the expression and the F i s are Boolean functions on no more than K distinct inputs.
